The processor has a five-stage pipeline F D O E M S; that is, instruction fetch, instruction decode, operand fetch, execute, memoryaccess, and operand writeback to register file. Assume that the register file is not capable of writing and reading in the same cycle.

Question

30 June, 04:33

+5

Answers (1)

Know the Answer?

Caylen · Answer 1

a) Internal Forwarding is not used = 26 clock cycles

b) Internal Forwarding is used = 22 clock cycles